lkml.org 
[lkml]   [2018]   [Mar]   [14]   [last100]   RSS Feed
Views: [wrap][no wrap]   [headers]  [forward] 
 
Messages in this thread
    Patch in this message
    /
    From
    Subject[PATCH v3 2/7] reset: qcom: AOSS (always on subsystem) reset controller
    Date
    Add reset controller driver for Qualcomm SDM845 SoC to
    control reset signals provided by AOSS for Modem, Venus
    ADSP, GPU, Camera, Wireless, Display subsystem

    Signed-off-by: Sibi S <sibis@codeaurora.org>
    ---
    drivers/reset/Kconfig | 10 +++
    drivers/reset/Makefile | 1 +
    drivers/reset/reset-qcom-aoss.c | 156 ++++++++++++++++++++++++++++++++++++++++
    3 files changed, 167 insertions(+)
    create mode 100644 drivers/reset/reset-qcom-aoss.c

    diff --git a/drivers/reset/Kconfig b/drivers/reset/Kconfig
    index 7fc7769..d06bd1d 100644
    --- a/drivers/reset/Kconfig
    +++ b/drivers/reset/Kconfig
    @@ -81,6 +81,16 @@ config RESET_PISTACHIO
    help
    This enables the reset driver for ImgTec Pistachio SoCs.

    +config RESET_QCOM_AOSS
    + bool "Qcom AOSS Reset Driver"
    + depends on ARCH_QCOM || COMPILE_TEST
    + select MFD_SYSCON
    + help
    + This enables the AOSS (always on subsystem) reset driver
    + for Qualcomm SDM845 SoCs. Say Y if you want to control
    + reset signals provided by AOSS for Modem, Venus, ADSP,
    + GPU, Camera, Wireless, Display subsystem. Otherwise, say N.
    +
    config RESET_SIMPLE
    bool "Simple Reset Controller Driver" if COMPILE_TEST
    default ARCH_SOCFPGA || ARCH_STM32 || ARCH_STRATIX10 || ARCH_SUNXI || ARCH_ZX
    diff --git a/drivers/reset/Makefile b/drivers/reset/Makefile
    index 132c24f..c30044a 100644
    --- a/drivers/reset/Makefile
    +++ b/drivers/reset/Makefile
    @@ -14,6 +14,7 @@ obj-$(CONFIG_RESET_LPC18XX) += reset-lpc18xx.o
    obj-$(CONFIG_RESET_MESON) += reset-meson.o
    obj-$(CONFIG_RESET_OXNAS) += reset-oxnas.o
    obj-$(CONFIG_RESET_PISTACHIO) += reset-pistachio.o
    +obj-$(CONFIG_RESET_QCOM_AOSS) += reset-qcom-aoss.o
    obj-$(CONFIG_RESET_SIMPLE) += reset-simple.o
    obj-$(CONFIG_RESET_SUNXI) += reset-sunxi.o
    obj-$(CONFIG_RESET_TI_SCI) += reset-ti-sci.o
    diff --git a/drivers/reset/reset-qcom-aoss.c b/drivers/reset/reset-qcom-aoss.c
    new file mode 100644
    index 0000000..e70fb37
    --- /dev/null
    +++ b/drivers/reset/reset-qcom-aoss.c
    @@ -0,0 +1,156 @@
    +// SPDX-License-Identifier: GPL-2.0
    +/*
    + * Copyright (C) 2018 The Linux Foundation. All rights reserved.
    + */
    +
    +#include <linux/module.h>
    +#include <linux/platform_device.h>
    +#include <linux/reset-controller.h>
    +#include <linux/regmap.h>
    +#include <linux/of_device.h>
    +#include <dt-bindings/reset/qcom,sdm845-aoss.h>
    +
    +struct qcom_aoss_reset_map {
    + unsigned int reg;
    + u8 bit;
    +};
    +
    +struct qcom_aoss_desc {
    + const struct regmap_config *config;
    + const struct qcom_aoss_reset_map *resets;
    + int delay;
    + size_t num_resets;
    +};
    +
    +struct qcom_aoss_reset_data {
    + struct reset_controller_dev rcdev;
    + struct regmap *regmap;
    + const struct qcom_aoss_desc *desc;
    +};
    +
    +static const struct regmap_config sdm845_aoss_regmap_config = {
    + .name = "aoss-reset",
    + .reg_bits = 32,
    + .reg_stride = 4,
    + .val_bits = 32,
    + .max_register = 0x20000,
    + .fast_io = true,
    +};
    +
    +static const struct qcom_aoss_reset_map sdm845_aoss_resets[] = {
    + [AOSS_CC_MSS_RESTART] = { 0x0, 0 },
    + [AOSS_CC_CAMSS_RESTART] = { 0x1000, 0 },
    + [AOSS_CC_VENUS_RESTART] = { 0x2000, 0 },
    + [AOSS_CC_GPU_RESTART] = { 0x3000, 0 },
    + [AOSS_CC_DISPSS_RESTART] = { 0x4000, 0 },
    + [AOSS_CC_WCSS_RESTART] = { 0x10000, 0 },
    + [AOSS_CC_LPASS_RESTART] = { 0x20000, 0 },
    +};
    +
    +static const struct qcom_aoss_desc sdm845_aoss_desc = {
    + .config = &sdm845_aoss_regmap_config,
    + .resets = sdm845_aoss_resets,
    + /* Wait 6 32kHz sleep cycles for reset */
    + .delay = 200,
    + .num_resets = ARRAY_SIZE(sdm845_aoss_resets),
    +};
    +
    +static struct qcom_aoss_reset_data *to_qcom_aoss_reset_data(
    + struct reset_controller_dev *rcdev)
    +{
    + return container_of(rcdev, struct qcom_aoss_reset_data, rcdev);
    +}
    +
    +static int qcom_aoss_control_assert(struct reset_controller_dev *rcdev,
    + unsigned long idx)
    +{
    + struct qcom_aoss_reset_data *data = to_qcom_aoss_reset_data(rcdev);
    + const struct qcom_aoss_reset_map *map = &data->desc->resets[idx];
    +
    + return regmap_update_bits(data->regmap, map->reg,
    + BIT(map->bit), BIT(map->bit));
    +}
    +
    +static int qcom_aoss_control_deassert(struct reset_controller_dev *rcdev,
    + unsigned long idx)
    +{
    + struct qcom_aoss_reset_data *data = to_qcom_aoss_reset_data(rcdev);
    + const struct qcom_aoss_reset_map *map = &data->desc->resets[idx];
    +
    + return regmap_update_bits(data->regmap, map->reg, BIT(map->bit), 0);
    +}
    +
    +static int qcom_aoss_control_reset(struct reset_controller_dev *rcdev,
    + unsigned long idx)
    +{
    + struct qcom_aoss_reset_data *data = to_qcom_aoss_reset_data(rcdev);
    + int ret;
    +
    + ret = qcom_aoss_control_assert(rcdev, idx);
    + if (ret)
    + return ret;
    +
    + udelay(data->desc->delay);
    +
    + return qcom_aoss_control_deassert(rcdev, idx);
    +}
    +
    +static const struct reset_control_ops qcom_aoss_reset_ops = {
    + .reset = qcom_aoss_control_reset,
    + .assert = qcom_aoss_control_assert,
    + .deassert = qcom_aoss_control_deassert,
    +};
    +
    +static int qcom_aoss_reset_probe(struct platform_device *pdev)
    +{
    + struct qcom_aoss_reset_data *data;
    + struct device *dev = &pdev->dev;
    + const struct qcom_aoss_desc *desc;
    + void __iomem *base;
    + struct resource *res;
    +
    + desc = of_device_get_match_data(dev);
    + if (!desc)
    + return -EINVAL;
    +
    + data = devm_kzalloc(dev, sizeof(*data), GFP_KERNEL);
    + if (!data)
    + return -ENOMEM;
    +
    + data->desc = desc;
    + res = platform_get_resource(pdev, IORESOURCE_MEM, 0);
    + base = devm_ioremap_resource(dev, res);
    + if (IS_ERR(base))
    + return PTR_ERR(base);
    +
    + data->regmap = devm_regmap_init_mmio(dev, base, desc->config);
    + if (IS_ERR(data->regmap)) {
    + dev_err(dev, "Unable to get aoss-reset regmap");
    + return PTR_ERR(data->regmap);
    + }
    +
    + data->rcdev.owner = THIS_MODULE;
    + data->rcdev.ops = &qcom_aoss_reset_ops;
    + data->rcdev.nr_resets = desc->num_resets;
    + data->rcdev.of_node = dev->of_node;
    +
    + return devm_reset_controller_register(dev, &data->rcdev);
    +}
    +
    +static const struct of_device_id qcom_aoss_reset_of_match[] = {
    + { .compatible = "qcom,sdm845-aoss-reset", .data = &sdm845_aoss_desc },
    + {}
    +};
    +
    +static struct platform_driver qcom_aoss_reset_driver = {
    + .probe = qcom_aoss_reset_probe,
    + .driver = {
    + .name = "qcom_aoss_reset",
    + .of_match_table = qcom_aoss_reset_of_match,
    + },
    +};
    +
    +builtin_platform_driver(qcom_aoss_reset_driver);
    +
    +MODULE_DESCRIPTION("Qualcomm AOSS Reset Driver");
    +MODULE_LICENSE("GPL v2");
    --
    The Qualcomm Innovation Center, Inc. is a member of the Code Aurora Forum,
    a Linux Foundation Collaborative Project
    \
     
     \ /
      Last update: 2018-03-14 10:24    [W:3.673 / U:0.100 seconds]
    ©2003-2020 Jasper Spaans|hosted at Digital Ocean and TransIP|Read the blog|Advertise on this site