lkml.org 
[lkml]   [2018]   [Nov]   [16]   [last100]   RSS Feed
Views: [wrap][no wrap]   [headers]  [forward] 
 
Messages in this thread
    Patch in this message
    /
    From
    Subject[PATCH v17 07/23] x86/mm: x86/sgx: Add new 'PF_SGX' page fault error code bit
    Date
    From: Sean Christopherson <sean.j.christopherson@intel.com>

    The SGX bit is set in the #PF error code if and only if the fault is
    detected by the Enclave Page Cache Map (EPCM), a hardware-managed
    table that enforces the paging permissions defined by the enclave,
    e.g. to prevent the kernel from changing the permissions of an
    enclave's page(s).

    Cc: Dave Hansen <dave.hansen@linux.intel.com>
    Signed-off-by: Sean Christopherson <sean.j.christopherson@intel.com>
    Signed-off-by: Jarkko Sakkinen <jarkko.sakkinen@linux.intel.com>
    ---
    arch/x86/include/asm/traps.h | 1 +
    1 file changed, 1 insertion(+)

    diff --git a/arch/x86/include/asm/traps.h b/arch/x86/include/asm/traps.h
    index 3de69330e6c5..165c93dd700e 100644
    --- a/arch/x86/include/asm/traps.h
    +++ b/arch/x86/include/asm/traps.h
    @@ -162,5 +162,6 @@ enum x86_pf_error_code {
    X86_PF_RSVD = 1 << 3,
    X86_PF_INSTR = 1 << 4,
    X86_PF_PK = 1 << 5,
    + X86_PF_SGX = 1 << 15,
    };
    #endif /* _ASM_X86_TRAPS_H */
    --
    2.19.1
    \
     
     \ /
      Last update: 2018-11-16 02:06    [W:7.189 / U:0.020 seconds]
    ©2003-2020 Jasper Spaans|hosted at Digital Ocean and TransIP|Read the blog|Advertise on this site