Messages in this thread | | | Date | Fri, 09 Nov 2018 13:07:03 -0800 (PST) | Subject | Re: [PATCH] RISC-V: recognize S/U mode bits in print_isa | From | Palmer Dabbelt <> |
| |
On Fri, 09 Nov 2018 11:33:47 PST (-0800), me@packi.ch wrote: > Removes the warning about an unsupported ISA when reading /proc/cpuinfo > on QEMU. > > Signed-off-by: Patrick Stählin <me@packi.ch> > --- > arch/riscv/kernel/cpu.c | 2 +- > 1 file changed, 1 insertion(+), 1 deletion(-) > > diff --git a/arch/riscv/kernel/cpu.c b/arch/riscv/kernel/cpu.c > index 3a5a2ee31547..4029c7e6872b 100644 > --- a/arch/riscv/kernel/cpu.c > +++ b/arch/riscv/kernel/cpu.c > @@ -64,7 +64,7 @@ int riscv_of_processor_hartid(struct device_node *node) > > static void print_isa(struct seq_file *f, const char *orig_isa) > { > - static const char *ext = "mafdc"; > + static const char *ext = "mafdcsu"; > const char *isa = orig_isa; > const char *e;
This is a bit pedantic, but the "S" extension should really be hidden from userspace.
| |