lkml.org 
[lkml]   [2018]   [Oct]   [22]   [last100]   RSS Feed
Views: [wrap][no wrap]   [headers]  [forward] 
 
Messages in this thread
    Patch in this message
    /
    From
    Subject[RFC PATCH v2 08/17] ARM: dts: tegra20: colibri: Setup voltage regulators for DVFS
    Date
    Set min/max regulators voltage and add CPU node that hooks up CPU with
    voltage regulators.

    Signed-off-by: Dmitry Osipenko <digetx@gmail.com>
    ---
    arch/arm/boot/dts/tegra20-colibri.dtsi | 31 ++++++++++++++++++--------
    1 file changed, 22 insertions(+), 9 deletions(-)

    diff --git a/arch/arm/boot/dts/tegra20-colibri.dtsi b/arch/arm/boot/dts/tegra20-colibri.dtsi
    index 6162d193e12c..5b3155dbf47a 100644
    --- a/arch/arm/boot/dts/tegra20-colibri.dtsi
    +++ b/arch/arm/boot/dts/tegra20-colibri.dtsi
    @@ -495,17 +495,19 @@
    regulator-always-on;
    };

    - sm0 {
    + core_vdd_reg: sm0 {
    regulator-name = "VDD_CORE_1.2V";
    - regulator-min-microvolt = <1200000>;
    - regulator-max-microvolt = <1200000>;
    + regulator-min-microvolt = <1000000>;
    + regulator-max-microvolt = <1300000>;
    + regulator-coupled-with = <&rtc_vdd_reg>;
    + regulator-coupled-max-spread = <150000>;
    regulator-always-on;
    };

    - sm1 {
    + cpu_vdd_reg: sm1 {
    regulator-name = "VDD_CPU_1.0V";
    - regulator-min-microvolt = <1000000>;
    - regulator-max-microvolt = <1000000>;
    + regulator-min-microvolt = <750000>;
    + regulator-max-microvolt = <1125000>;
    regulator-always-on;
    };

    @@ -530,10 +532,13 @@
    regulator-always-on;
    };

    - ldo2 {
    + rtc_vdd_reg: ldo2 {
    regulator-name = "VDD_RTC_1.2V";
    - regulator-min-microvolt = <1200000>;
    - regulator-max-microvolt = <1200000>;
    + regulator-min-microvolt = <950000>;
    + regulator-max-microvolt = <1300000>;
    + regulator-coupled-with = <&core_vdd_reg>;
    + regulator-coupled-max-spread = <150000>;
    + regulator-always-on;
    };

    /* LDO3 is not connected to anything */
    @@ -740,6 +745,14 @@
    <&tegra_car TEGRA20_CLK_CDEV1>;
    clock-names = "pll_a", "pll_a_out0", "mclk";
    };
    +
    + cpus {
    + cpu0: cpu@0 {
    + cpu-supply = <&cpu_vdd_reg>;
    + core-supply = <&core_vdd_reg>;
    + rtc-supply = <&rtc_vdd_reg>;
    + };
    + };
    };

    &gpio {
    --
    2.19.0
    \
     
     \ /
      Last update: 2018-10-21 23:00    [W:7.022 / U:0.044 seconds]
    ©2003-2020 Jasper Spaans|hosted at Digital Ocean and TransIP|Read the blog|Advertise on this site