Messages in this thread | | | Subject | Re: [PATCH 2/6] mm/device-public-memory: device memory cache coherent with CPU v4 | From | Balbir Singh <> | Date | Fri, 14 Jul 2017 09:01:16 +1000 |
| |
On Thu, 2017-07-13 at 17:15 -0400, Jérôme Glisse wrote: > Platform with advance system bus (like CAPI or CCIX) allow device > memory to be accessible from CPU in a cache coherent fashion. Add > a new type of ZONE_DEVICE to represent such memory. The use case > are the same as for the un-addressable device memory but without > all the corners cases. > > Changed since v3: > - s/public/public (going back) > Changed since v2: > - s/public/public > - add proper include in migrate.c and drop useless #if/#endif > Changed since v1: > - Kconfig and #if/#else cleanup > > Signed-off-by: Jérôme Glisse <jglisse@redhat.com> > Cc: Balbir Singh <balbirs@au1.ibm.com> > Cc: Aneesh Kumar <aneesh.kumar@linux.vnet.ibm.com> > Cc: Paul E. McKenney <paulmck@linux.vnet.ibm.com> > Cc: Benjamin Herrenschmidt <benh@kernel.crashing.org> > Cc: Dan Williams <dan.j.williams@intel.com> > Cc: Ross Zwisler <ross.zwisler@linux.intel.com> > ---
Acked-by: Balbir Singh <bsingharora@gmail.com>
| |