lkml.org 
[lkml]   [2017]   [Jun]   [7]   [last100]   RSS Feed
Views: [wrap][no wrap]   [headers]  [forward] 
 
Messages in this thread
    Patch in this message
    /
    From
    Subject[PATCH 01/15] clk: ingenic: Fix recalc_rate for clocks with fixed divider
    Date
    Previously, the clocks with a fixed divider would report their rate
    as being the same as the one of their parent, independently of the
    divider in use. This commit fixes this behaviour.

    This went unnoticed as neither the jz4740 nor the jz4780 CGU code
    have clocks with fixed dividers yet.

    Signed-off-by: Paul Cercueil <paul@crapouillou.net>
    ---
    drivers/clk/ingenic/cgu.c | 2 ++
    1 file changed, 2 insertions(+)

    diff --git a/drivers/clk/ingenic/cgu.c b/drivers/clk/ingenic/cgu.c
    index e8248f9185f7..eb9002ccf3fc 100644
    --- a/drivers/clk/ingenic/cgu.c
    +++ b/drivers/clk/ingenic/cgu.c
    @@ -328,6 +328,8 @@ ingenic_clk_recalc_rate(struct clk_hw *hw, unsigned long parent_rate)
    div *= clk_info->div.div;

    rate /= div;
    + } else if (clk_info->type & CGU_CLK_FIXDIV) {
    + rate /= clk_info->fixdiv.div;
    }

    return rate;
    --
    2.11.0
    \
     
     \ /
      Last update: 2017-06-12 01:12    [W:2.247 / U:0.008 seconds]
    ©2003-2020 Jasper Spaans|hosted at Digital Ocean and TransIP|Read the blog|Advertise on this site