lkml.org 
[lkml]   [2017]   [Mar]   [28]   [last100]   RSS Feed
Views: [wrap][no wrap]   [headers]  [forward] 
 
Messages in this thread
    Patch in this message
    /
    From
    Subject[PATCH 4.10 023/111] amd-xgbe: Fix the ECC-related bit position definitions
    Date
    4.10-stable review patch.  If anyone has any objections, please let me know.

    ------------------

    From: "Lendacky, Thomas" <Thomas.Lendacky@amd.com>


    [ Upstream commit f43feef4e6acde10857fcbfdede790d6b3f2c71d ]

    The ECC bit positions that describe whether the ECC interrupt is for
    Tx, Rx or descriptor memory and whether the it is a single correctable
    or double detected error were defined in incorrectly (reversed order).
    Fix the bit position definitions for these settings so that the proper
    ECC handling is performed.

    Signed-off-by: Tom Lendacky <thomas.lendacky@amd.com>
    Signed-off-by: David S. Miller <davem@davemloft.net>
    Signed-off-by: Greg Kroah-Hartman <gregkh@linuxfoundation.org>
    ---
    drivers/net/ethernet/amd/xgbe/xgbe-common.h | 24 ++++++++++++------------
    1 file changed, 12 insertions(+), 12 deletions(-)

    --- a/drivers/net/ethernet/amd/xgbe/xgbe-common.h
    +++ b/drivers/net/ethernet/amd/xgbe/xgbe-common.h
    @@ -984,29 +984,29 @@
    #define XP_ECC_CNT1_DESC_DED_WIDTH 8
    #define XP_ECC_CNT1_DESC_SEC_INDEX 0
    #define XP_ECC_CNT1_DESC_SEC_WIDTH 8
    -#define XP_ECC_IER_DESC_DED_INDEX 0
    +#define XP_ECC_IER_DESC_DED_INDEX 5
    #define XP_ECC_IER_DESC_DED_WIDTH 1
    -#define XP_ECC_IER_DESC_SEC_INDEX 1
    +#define XP_ECC_IER_DESC_SEC_INDEX 4
    #define XP_ECC_IER_DESC_SEC_WIDTH 1
    -#define XP_ECC_IER_RX_DED_INDEX 2
    +#define XP_ECC_IER_RX_DED_INDEX 3
    #define XP_ECC_IER_RX_DED_WIDTH 1
    -#define XP_ECC_IER_RX_SEC_INDEX 3
    +#define XP_ECC_IER_RX_SEC_INDEX 2
    #define XP_ECC_IER_RX_SEC_WIDTH 1
    -#define XP_ECC_IER_TX_DED_INDEX 4
    +#define XP_ECC_IER_TX_DED_INDEX 1
    #define XP_ECC_IER_TX_DED_WIDTH 1
    -#define XP_ECC_IER_TX_SEC_INDEX 5
    +#define XP_ECC_IER_TX_SEC_INDEX 0
    #define XP_ECC_IER_TX_SEC_WIDTH 1
    -#define XP_ECC_ISR_DESC_DED_INDEX 0
    +#define XP_ECC_ISR_DESC_DED_INDEX 5
    #define XP_ECC_ISR_DESC_DED_WIDTH 1
    -#define XP_ECC_ISR_DESC_SEC_INDEX 1
    +#define XP_ECC_ISR_DESC_SEC_INDEX 4
    #define XP_ECC_ISR_DESC_SEC_WIDTH 1
    -#define XP_ECC_ISR_RX_DED_INDEX 2
    +#define XP_ECC_ISR_RX_DED_INDEX 3
    #define XP_ECC_ISR_RX_DED_WIDTH 1
    -#define XP_ECC_ISR_RX_SEC_INDEX 3
    +#define XP_ECC_ISR_RX_SEC_INDEX 2
    #define XP_ECC_ISR_RX_SEC_WIDTH 1
    -#define XP_ECC_ISR_TX_DED_INDEX 4
    +#define XP_ECC_ISR_TX_DED_INDEX 1
    #define XP_ECC_ISR_TX_DED_WIDTH 1
    -#define XP_ECC_ISR_TX_SEC_INDEX 5
    +#define XP_ECC_ISR_TX_SEC_INDEX 0
    #define XP_ECC_ISR_TX_SEC_WIDTH 1
    #define XP_I2C_MUTEX_BUSY_INDEX 31
    #define XP_I2C_MUTEX_BUSY_WIDTH 1

    \
     
     \ /
      Last update: 2017-03-28 14:56    [W:3.463 / U:0.160 seconds]
    ©2003-2020 Jasper Spaans|hosted at Digital Ocean and TransIP|Read the blog|Advertise on this site