lkml.org 
[lkml]   [2015]   [Jul]   [24]   [last100]   RSS Feed
Views: [wrap][no wrap]   [headers]  [forward] 
 
Messages in this thread
/
Date
From
SubjectRe: [PATCH] clk: socfpga: Add a second parent option for the dbg_base_clk
On 07/22, dinguyen@opensource.altera.com wrote:
> diff --git a/arch/arm/boot/dts/socfpga.dtsi b/arch/arm/boot/dts/socfpga.dtsi
> index 80f924d..7d5db54 100644
> --- a/arch/arm/boot/dts/socfpga.dtsi
> +++ b/arch/arm/boot/dts/socfpga.dtsi
> @@ -164,7 +164,7 @@
> dbg_base_clk: dbg_base_clk {
> #clock-cells = <0>;
> compatible = "altr,socfpga-perip-clk";
> - clocks = <&main_pll>;
> + clocks = <&main_pll>, <&osc1>;
> div-reg = <0xe8 0 9>;
> reg = <0x50>;
> };

We don't usually take changes in dts files. Can you split this
off and take it through arm-soc?

--
Qualcomm Innovation Center, Inc. is a member of Code Aurora Forum,
a Linux Foundation Collaborative Project


\
 
 \ /
  Last update: 2015-07-25 00:01    [W:0.098 / U:0.200 seconds]
©2003-2020 Jasper Spaans|hosted at Digital Ocean and TransIP|Read the blog|Advertise on this site