lkml.org 
[lkml]   [2015]   [Jun]   [10]   [last100]   RSS Feed
Views: [wrap][no wrap]   [headers]  [forward] 
 
Messages in this thread
/
Date
From
SubjectRe: [PATCH 3/4] spi: davinci: change the lower limit of pre-scale divider to 1
On 06/10/2015 03:18 AM, Murali Karicheri wrote:
> SPI hardware spec for Keystone specifies a lower value of 0 for pre-scale
> divider that is used for generating spi clock which translates to a
> clock divider of 2. So fix the lower limit to allow using a higher SPI
> clock.
>
> Signed-off-by: Murali Karicheri <m-karicheri2@ti.com>
> Acked-by: Sekhar Nori <nsekhar@ti.com>
> ---
> drivers/spi/spi-davinci.c | 2 +-
> 1 file changed, 1 insertion(+), 1 deletion(-)
>
> diff --git a/drivers/spi/spi-davinci.c b/drivers/spi/spi-davinci.c
> index 5e99106..987afeb 100644
> --- a/drivers/spi/spi-davinci.c
> +++ b/drivers/spi/spi-davinci.c
> @@ -265,7 +265,7 @@ static inline int davinci_spi_get_prescale(struct davinci_spi *dspi,
>
> ret = DIV_ROUND_UP(clk_get_rate(dspi->clk), max_speed_hz);
>
> - if (ret < 3 || ret > 256)
> + if (ret < 1 || ret > 256)
> return -EINVAL;
>
> return ret - 1;
>
Please ignore this as I messed up the PATCH prefix. I will re-send it
with v1 and some updates to the commit log.

--
Murali Karicheri
Linux Kernel, Keystone


\
 
 \ /
  Last update: 2015-06-10 09:41    [W:0.049 / U:0.024 seconds]
©2003-2020 Jasper Spaans|hosted at Digital Ocean and TransIP|Read the blog|Advertise on this site