lkml.org 
[lkml]   [2015]   [May]   [20]   [last100]   RSS Feed
Views: [wrap][no wrap]   [headers]  [forward] 
 
Messages in this thread
    /
    Date
    From
    SubjectRe: [PATCH v5 20/21] clk: tegra210: add support for Tegra210 clocks
    On 5/20/2015 5:47 AM, Jim Lin wrote:
    > On 05/13/2015 01:24 AM, Rhyland Klein wrote:
    >> diff --git a/drivers/clk/tegra/clk-tegra210.c b/drivers/clk/tegra/clk-tegra210.c
    >> new file mode 100644
    >> index 000000000000..7f25e60e4d48
    >> --- /dev/null
    >> +++ b/drivers/clk/tegra/clk-tegra210.c
    >>
    >> +
    >> +static struct tegra_clk_init_table common_init_table[] __initdata = {
    >> + {TEGRA210_CLK_UARTA, TEGRA210_CLK_PLL_P, 408000000, 0},
    >> + {TEGRA210_CLK_UARTB, TEGRA210_CLK_PLL_P, 408000000, 0},
    >> + {TEGRA210_CLK_UARTC, TEGRA210_CLK_PLL_P, 408000000, 0},
    >> + {TEGRA210_CLK_UARTD, TEGRA210_CLK_PLL_P, 408000000, 0},
    >> + {TEGRA210_CLK_PLL_A, TEGRA210_CLK_CLK_MAX, 564480000, 1},
    >> + {TEGRA210_CLK_PLL_A_OUT0, TEGRA210_CLK_CLK_MAX, 11289600, 1},
    >> + {TEGRA210_CLK_EXTERN1, TEGRA210_CLK_PLL_A_OUT0, 0, 1},
    >> + {TEGRA210_CLK_CLK_OUT_1_MUX, TEGRA210_CLK_EXTERN1, 0, 1},
    >> + {TEGRA210_CLK_CLK_OUT_1, TEGRA210_CLK_CLK_MAX, 0, 1},
    >> + {TEGRA210_CLK_I2S0, TEGRA210_CLK_PLL_A_OUT0, 11289600, 0},
    >> + {TEGRA210_CLK_I2S1, TEGRA210_CLK_PLL_A_OUT0, 11289600, 0},
    >> + {TEGRA210_CLK_I2S2, TEGRA210_CLK_PLL_A_OUT0, 11289600, 0},
    >> + {TEGRA210_CLK_I2S3, TEGRA210_CLK_PLL_A_OUT0, 11289600, 0},
    >> + {TEGRA210_CLK_I2S4, TEGRA210_CLK_PLL_A_OUT0, 11289600, 0},
    >> + {TEGRA210_CLK_HOST1X, TEGRA210_CLK_PLL_P, 136000000, 1},
    >> + {TEGRA210_CLK_SCLK_MUX, TEGRA210_CLK_PLL_P, 0, 1},
    >> + {TEGRA210_CLK_SCLK, TEGRA210_CLK_CLK_MAX, 102000000, 1},
    >> + {TEGRA210_CLK_DFLL_SOC, TEGRA210_CLK_PLL_P, 51000000, 1},
    >> + {TEGRA210_CLK_DFLL_REF, TEGRA210_CLK_PLL_P, 51000000, 1},
    >> + {TEGRA210_CLK_SBC4, TEGRA210_CLK_PLL_P, 12000000, 1},
    >> + {TEGRA210_CLK_PLL_RE_VCO, TEGRA210_CLK_CLK_MAX, 624000000, 0},
    >> + {TEGRA210_CLK_PLL_U_OUT1, TEGRA210_CLK_CLK_MAX, 48000000, 0},
    >> + {TEGRA210_CLK_PLL_U_OUT2, TEGRA210_CLK_CLK_MAX, 60000000, 0},
    > Could you help to modify this as the following?
    > Clocks have to be enabled only once.
    >
    > + {TEGRA210_CLK_PLL_RE_VCO, TEGRA210_CLK_CLK_MAX, 624000000, 1},
    > + {TEGRA210_CLK_PLL_U_OUT1, TEGRA210_CLK_CLK_MAX, 48000000, 1},
    > + {TEGRA210_CLK_PLL_U_OUT2, TEGRA210_CLK_CLK_MAX, 60000000, 1},
    >
    Yes I can merge this into v6.

    -rhyland

    --
    nvpublic


    \
     
     \ /
      Last update: 2015-05-20 19:41    [W:4.201 / U:0.308 seconds]
    ©2003-2020 Jasper Spaans|hosted at Digital Ocean and TransIP|Read the blog|Advertise on this site