lkml.org 
[lkml]   [2015]   [Apr]   [7]   [last100]   RSS Feed
Views: [wrap][no wrap]   [headers]  [forward] 
 
Messages in this thread
/
Date
From
SubjectRe: [PATCH 1/5] spi: img-spfi: Limit bit clock to 1/4th of input clock
On Mon, Apr 06, 2015 at 02:29:03PM -0700, Andrew Bresticker wrote:
> Although the SPFI BITCLK divider supports a value of up to 255, only
> values up to 128 are usable. This results in a maximum possible bit
> clock rate of 1/4th the input clock rate.

Applied, thanks.
[unhandled content-type:application/pgp-signature]
\
 
 \ /
  Last update: 2015-04-07 13:41    [W:0.058 / U:0.788 seconds]
©2003-2020 Jasper Spaans|hosted at Digital Ocean and TransIP|Read the blog|Advertise on this site