lkml.org 
[lkml]   [2015]   [Nov]   [9]   [last100]   RSS Feed
Views: [wrap][no wrap]   [headers]  [forward] 
 
Messages in this thread
/
Date
From
SubjectRe: [RFC PATCH] tsc: synchronize TSCs on buggy Intel Xeon E5 CPUs with offset error
On Mon, Nov 09, 2015 at 01:59:02PM -0600, gratian.crisan@ni.com wrote:

> The Intel Xeon E5 processor family suffers from errata[1] BT81:

> +#ifdef CONFIG_X86_TSC
> + /*
> + * Xeon E5 BT81 errata: TSC is not affected by warm reset.
> + * The TSC registers for CPUs other than CPU0 are not cleared by a warm
> + * reset resulting in a constant offset error.
> + */
> + if ((c->x86 == 6) && (c->x86_model == 0x3f))
> + set_cpu_bug(c, X86_BUG_TSC_OFFSET);
> +#endif

That's hardly a family, that's just one, Haswell server.



\
 
 \ /
  Last update: 2015-11-09 23:21    [W:0.160 / U:0.028 seconds]
©2003-2020 Jasper Spaans|hosted at Digital Ocean and TransIP|Read the blog|Advertise on this site