Messages in this thread | | | Date | Fri, 22 Aug 2014 14:52:41 +0100 | From | David Vrabel <> | Subject | Re: [V0 PATCH 0/2] AMD PVH domU support |
| |
On 21/08/14 03:16, Mukesh Rathor wrote: > Hi, > > Here's first stab at AMD PVH domU support. Pretty much the only thing > needed is EFER bits set. Please review.
I'm not going to accept this until there is some ABI documentation stating explicitly what state non-boot CPUs will be in.
I'm particularly concerned that: a) there is a difference between AMD and Intel; and b) you want to change the ABI by clearing a the EFER.SCE bit.
David
| |