lkml.org 
[lkml]   [2014]   [Jul]   [31]   [last100]   RSS Feed
Views: [wrap][no wrap]   [headers]  [forward] 
 
Messages in this thread
/
Date
From
SubjectRe: [PATCH v4 0/9] perf, x86: large PEBS interrupt threshold

* Yan, Zheng <zheng.z.yan@intel.com> wrote:

> This patch series implements large PEBS interrupt threshold. For some
> limited cases, it can significantly reduce the sample overhead. Please
> read patch 6's commit message for more information.
>
> changes since v1:
> - drop patch 'perf, core: Add all PMUs to pmu_idr'
> - add comments for case that multiple counters overflow simultaneously
> changes since v2:
> - rename perf_sched_cb_{enable,disable} to perf_sched_cb_user_{inc,dec}
> - use flag to indicate auto reload mechanism
> - move codes that setup PEBS sample data to separate function
> - output the PEBS records in batch
> - enable this for All (PEBS capable) hardware
> - more description for the multiplex
> changes since v3:
> - ignore conflicting PEBS record

Please include performance measurements, 'significantly reduces sample
overhead' is a totally inadequate description to judge this patch set.

Please also include total diffstat in the 0/N mail.

Thanks,

Ingo


\
 
 \ /
  Last update: 2014-07-31 10:41    [W:0.080 / U:0.108 seconds]
©2003-2020 Jasper Spaans|hosted at Digital Ocean and TransIP|Read the blog|Advertise on this site