lkml.org 
[lkml]   [2014]   [May]   [19]   [last100]   RSS Feed
Views: [wrap][no wrap]   [headers]  [forward] 
 
Messages in this thread
/
Date
From
SubjectRe: [PATCH] clk: ti: clk-54xx: Set the rate for dpll_abe_m2x2_ck
On 04/30/2014 02:39 PM, Peter Ujfalusi wrote:
> In order to get correct clock dividers for AESS/ABE we need to set the
> dpll_abe_m2x2_ck rate to be double of dpll_abe_ck.
>
> Signed-off-by: Peter Ujfalusi <peter.ujfalusi@ti.com>

Thanks, queued for 3.15-rc/ti-clk-drv.

-Tero

> ---
> drivers/clk/ti/clk-54xx.c | 6 ++++++
> 1 file changed, 6 insertions(+)
>
> diff --git a/drivers/clk/ti/clk-54xx.c b/drivers/clk/ti/clk-54xx.c
> index 08f3d1b915b3..5e183993e3ec 100644
> --- a/drivers/clk/ti/clk-54xx.c
> +++ b/drivers/clk/ti/clk-54xx.c
> @@ -240,6 +240,12 @@ int __init omap5xxx_dt_clk_init(void)
> if (rc)
> pr_err("%s: failed to configure ABE DPLL!\n", __func__);
>
> + abe_dpll = clk_get_sys(NULL, "dpll_abe_m2x2_ck");
> + if (!rc)
> + rc = clk_set_rate(abe_dpll, OMAP5_DPLL_ABE_DEFFREQ * 2);
> + if (rc)
> + pr_err("%s: failed to configure ABE m2x2 DPLL!\n", __func__);
> +
> usb_dpll = clk_get_sys(NULL, "dpll_usb_ck");
> rc = clk_set_rate(usb_dpll, OMAP5_DPLL_USB_DEFFREQ);
> if (rc)
>



\
 
 \ /
  Last update: 2014-05-23 15:41    [W:0.030 / U:0.872 seconds]
©2003-2020 Jasper Spaans|hosted at Digital Ocean and TransIP|Read the blog|Advertise on this site