Messages in this thread | | | Date | Fri, 7 Feb 2014 15:01:44 +0100 | From | Borislav Petkov <> | Subject | Re: [PATCH] AMD64_EDAC: Fix logic to determine channel for F15 M30h processors |
| |
On Tue, Jan 21, 2014 at 03:03:36PM -0600, Aravind Gopalakrishnan wrote: > The current logic that returns (sys_addr >> 8) & 0x7 when > num_dcts_intlv = 4 is incorrect. We should really be doing- > If intlv_addr = 0x4, then interleave on bits [9:8] and if > intlv_addr = 0x5, interleave on bits [10:9]. > > Refer F15 M30h BKDG D18F2x110[7:6] (DRAM Controller Select Low) > (Link:http://support.amd.com/TechDocs/49125_15h_Models_30h-3Fh_BKDG.pdf) > > Tested on F15 M30h with mce_inj module and patch did not cause > any regressions. > > Signed-off-by: Aravind Gopalakrishnan <Aravind.Gopalakrishnan@amd.com>
Applied, thanks.
-- Regards/Gruss, Boris.
Sent from a fat crate under my desk. Formatting is fine. --
| |