Messages in this thread | | | Date | Fri, 21 Feb 2014 15:32:39 +0000 | From | One Thousand Gnomes <> | Subject | Re: [PATCH v6 4/4] i2c, i2c_imc: Add DIMM bus code |
| |
> I'm suggesting identifying a range of addresses on a bus with a "port" > (or whatever it should be called). Multiple ports could claim > non-overlapping ranges on the same bus.
Which is fine until you meant a mux or a device that can be moved about by writing to it, or has a wide range of addresses determined by strapping.
> In this particular case (Intel LGA2011 systems), there's only one sane > way to wire up the busses, since the memory controller *is* the smbus > master. According to the JEDEC spec, each DIMM slot is has three pins
Ok that helps a lot for the specific case, and you have at least in theory got a flag between the OS and BIOS to avoid things like SMM throwing parties on the smbus while you are using it.
| |