lkml.org 
[lkml]   [2014]   [Nov]   [20]   [last100]   RSS Feed
Views: [wrap][no wrap]   [headers]  [forward] 
 
Messages in this thread
/
From
SubjectRe: [RFC PATCH] arm: imx: Workaround i.MX6 PMU interrupts muxed to one SPI
Date
On Thursday 20 November 2014 11:42:37 Daniel Thompson wrote:
> Notes:
> This patch adopts the approach used on the u8500 (db8500_pmu_handler)
> but the logic has been generalized for any number of CPUs, mostly
> because the i.MX6 has a both dual and quad core variants.
>
> However it might be better to include the generalized logic in the main
> armpmu code. I think the logic could be deployed automatically on SMP
> systems with only a single not-percpu IRQ, replacing the
> plat->handle_irq dance we currently do to hook up this code.
>
> Thoughts? (or is there already shared logic to do this that I
> overlooked)
>

I would definitely prefer to have this handled in the armpmu implementation,
given that there are at least two platforms that need the exact same
hack.

Arnd


\
 
 \ /
  Last update: 2014-11-20 13:21    [W:0.059 / U:0.472 seconds]
©2003-2020 Jasper Spaans|hosted at Digital Ocean and TransIP|Read the blog|Advertise on this site