Messages in this thread | | | Subject | Re: [PATCH v3 2/2] mtd: nand: omap: Synchronize the access to the ECC engine | From | Rostislav Lisovy <> | Date | Wed, 29 Oct 2014 10:16:58 +0100 |
| |
On Thu, 2014-10-02 at 16:16 +0200, Rostislav Lisovy wrote: > The AM335x Technical Reference Manual (spruh73j.pdf) says > "Because the ECC engine includes only one accumulation context, > it can be allocated to only one chip-select at a time ... " > (7.1.3.3.12.3). Since the commit 97a288ba2cfa ("ARM: omap2+: > gpmc-nand: Use dynamic platform_device_alloc()") gpmc-nand > driver supports multiple NAND flash devices connected to > the single controller. > Use global 'struct nand_hw_control' among multiple NAND > instances to synchronize the access to the single ECC Engine. > > Tested with custom AM335x board using 2x NAND flash chips. > > Signed-off-by: Rostislav Lisovy <lisovy@merica.cz>
Just a kind appeal if someone is willing to review this.
Best regards; Rostislav
| |