lkml.org 
[lkml]   [2014]   [Jan]   [13]   [last100]   RSS Feed
Views: [wrap][no wrap]   [headers]  [forward] 
 
Messages in this thread
    Patch in this message
    /
    From
    Subject[PATCH 3.12 60/77] clk: samsung: exynos5250: Fix ACP gate register offset
    Date
    3.12-stable review patch.  If anyone has any objections, please let me know.

    ------------------

    From: Abhilash Kesavan <a.kesavan@samsung.com>

    commit 3bf34666a0cce5234ac677ed2fbe5cea82c71329 upstream.

    The CLK_GATE_IP_ACP register offset is incorrectly listed making
    definition of g2d clock incorrect, which may lead to system failures
    when trying to use G2D on systems on which firmware gates this clock
    by default. Fix this and the register ordering as well.

    Signed-off-by: Abhilash Kesavan <a.kesavan@samsung.com>
    Acked-by: Mike Turquette <mturquette@linaro.org>
    [t.figa: Updated patch description.]
    Signed-off-by: Tomasz Figa <t.figa@samsung.com>
    Signed-off-by: Greg Kroah-Hartman <gregkh@linuxfoundation.org>

    ---
    drivers/clk/samsung/clk-exynos5250.c | 2 +-
    1 file changed, 1 insertion(+), 1 deletion(-)

    --- a/drivers/clk/samsung/clk-exynos5250.c
    +++ b/drivers/clk/samsung/clk-exynos5250.c
    @@ -25,6 +25,7 @@
    #define MPLL_LOCK 0x4000
    #define MPLL_CON0 0x4100
    #define SRC_CORE1 0x4204
    +#define GATE_IP_ACP 0x8800
    #define CPLL_LOCK 0x10020
    #define EPLL_LOCK 0x10030
    #define VPLL_LOCK 0x10040
    @@ -75,7 +76,6 @@
    #define SRC_CDREX 0x20200
    #define PLL_DIV2_SEL 0x20a24
    #define GATE_IP_DISP1 0x10928
    -#define GATE_IP_ACP 0x10000

    /* list of PLLs to be registered */
    enum exynos5250_plls {



    \
     
     \ /
      Last update: 2014-01-14 02:41    [W:2.322 / U:0.012 seconds]
    ©2003-2020 Jasper Spaans|hosted at Digital Ocean and TransIP|Read the blog|Advertise on this site