lkml.org 
[lkml]   [2013]   [Nov]   [26]   [last100]   RSS Feed
Views: [wrap][no wrap]   [headers]  [forward] 
 
Messages in this thread
/
Date
SubjectRe: [PATCH v2] intel_idle: Fixed C6 state on Avoton/Rangeley processors
From
>                 .desc = "MWAIT 0x51",
> - .flags = MWAIT2flg(0x58) | CPUIDLE_FLAG_TIME_VALID | CPUIDLE_FLAG_TLB_FLUSHED,
> + .flags = MWAIT2flg(0x51) | CPUIDLE_FLAG_TIME_VALID | CPUIDLE_FLAG_TLB_FLUSHED,
> .exit_latency = 15,
> .target_residency = 45,

Thanks for noticing that .desc and .flags are inconsistent.
This is my fault -- apparently I e-mailed a version of this patch that
is older than what I have in my git tree.

No big issue, though, as 0x51 and 0x58 do exactly the same thing in
AVN hardware.
Indeed, changing .desc to 0x58 would be fine also.

Acked-by: Len Brown <len.brown@intel.com>


\
 
 \ /
  Last update: 2013-11-26 21:21    [W:0.034 / U:0.548 seconds]
©2003-2020 Jasper Spaans|hosted at Digital Ocean and TransIP|Read the blog|Advertise on this site