lkml.org 
[lkml]   [2013]   [Nov]   [24]   [last100]   RSS Feed
Views: [wrap][no wrap]   [headers]  [forward] 
 
Messages in this thread
/
Date
From
Subjectperf events: how to implement TLB misses as SW event ?
Today in the perfevents subsystem it looks like DTLB/ITLB misses are 
implemented as HW counter only.
On some processors, like PowerPC 8xx, there is no counter for that.
However DTLB/ITLB misses are handled as exceptions via software, so we
have an opportunity to implement a SW counter for that.
What's the easiest/best way to implement it ?

Christophe


\
 
 \ /
  Last update: 2013-11-24 19:41    [W:0.049 / U:1.652 seconds]
©2003-2020 Jasper Spaans|hosted at Digital Ocean and TransIP|Read the blog|Advertise on this site