Messages in this thread | | | From | "Luck, Tony" <> | Subject | RE: [EDAC PATCH v13 6/7] edac.h: Prepare to handle with generic layers | Date | Tue, 24 Apr 2012 17:31:12 +0000 |
| |
> @Tony: hey Tony, can you point us to an Intel document explaining how > Sandy Bridge or NH or one of the new ones does the memory addressing wrt > ranks, channels etc? Thanks.
Data sheets for the E5-26xx series (vol 1 & 2) are linked off this page:
http://www.intel.com/content/www/us/en/processors/xeon/xeon-processor-5000-sequence/Xeon5000TechnicalResources.html
volume 2, section 4.4 is where this stuff is described ... BUT I'm not sure if everything needed made it into them from the internal docs (which we let Mauro use to write the sb_edac.c driver and then got a special exemption to let him post the driver before the public docs existed ... which means there *might* be some things that are only publicly documented in the EDAC driver).
-Tony -- To unsubscribe from this list: send the line "unsubscribe linux-kernel" in the body of a message to majordomo@vger.kernel.org More majordomo info at http://vger.kernel.org/majordomo-info.html Please read the FAQ at http://www.tux.org/lkml/
| |