lkml.org 
[lkml]   [2008]   [Jun]   [24]   [last100]   RSS Feed
Views: [wrap][no wrap]   [headers]  [forward] 
 
Messages in this thread
/
Date
From
SubjectRe: [Bug #10815] 2.6.26-rc4: RIP find_pid_ns+0x6b/0xa0
On Tue, Jun 24, 2008 at 05:04:04AM -0700, Paul E. McKenney wrote:
> On Tue, Jun 24, 2008 at 04:50:53AM +0400, Alexey Dobriyan wrote:
> > [rcutorture failures with PREEMPT_RCU]
> >
> > Status update:
> > * bug is reproduced on another box with the very same symptoms:
> > SMP=y, maxcpus=1 kernel occasionally fails, SMP=n is fine.

This is interesting. The bug occurs on a single CPU, so the bug cannot
involve memory ordering (because CPUs see their own accesses in order)
or preemptions from one CPU to another (as there is but one CPU).

It might involve ordering issues in __rcu_read_lock() or
__rcu_read_unlock(), though the code generated by gcc version 4.1.2 is
ordered correctly on x86.

The code for raw_smp_processor_id() differs in the two cases, but should
give zero in all cases either way, given that there is but one CPU.
Locking goes awayin SMP=n, but the grace-period code disables irqs,
which should act as a good and sufficient lock in the single-CPU case
either way.

> > Also Core 2 Duo, x86_64 [1]
> >
> > Race is wide -- 60 seconds of rcutorture is enough.

This is rcutorture by itself, or in parallel with LTP/kernbench?

(I have mostly been running on 4-CPU boxes without failure either way,
so will try a dual-CPU box.)

Thanx, Paul

> > So far tried without effect:
> > not doing SMP-alternatives
> > NO_HZ=y/n
> > HIGH_RES_TIMERS=y/n
> > compiling with gcc 3.4.6/4.1.2
> > different HZ
> > s/asm/asm volatile/g at percpu asm code and PDA asm code
> > turning on and off varying CONFIG_DEBUG_ options
> > CONFIG_DEBUG_PREEMPT
> > softlockup on/off
> > making x86_64 cpu_idle() same as 32-bit one wrt rcu_pending et al
> > sched_setaffinity() in __synchronize_sched doesn't fail
> >
> > Probably forgot something, but not a single thing that can remove the
> > bug in SMP=y case.
> >
> > Using SMP percpu stuff for UP case miserably failed because of some hard
> > hang due to incomplete patch, but I still leave this for doomsday.
> >
> > I'm going to try 32-bit setup and reading rcupreempt disassembly with
> > microscope.
>
> Good point!!! Would either you or Nick be willing to send me either
> the vmlinux or a disassembly of the relevant portions?
>
> Thanx, Paul
>
> > [1]
> >
> > processor : 0
> > vendor_id : GenuineIntel
> > cpu family : 6
> > model : 15
> > model name : Intel(R) Core(TM)2 Duo CPU T7700 @ 2.40GHz
> > stepping : 11
> > cpu MHz : 800.000
> > cache size : 4096 KB
> > physical id : 0
> > siblings : 2
> > core id : 0
> > cpu cores : 2
> > fpu : yes
> > fpu_exception : yes
> > cpuid level : 10
> > wp : yes
> > flags : fpu vme de pse tsc msr pae mce cx8 apic sep mtrr pge mca cmov pat pse36 clflush dts acpi mmx fxsr sse sse2 ss ht tm pbe syscall nx lm constant_tsc arch_perfmon pebs bts rep_good pni monitor ds_cpl vmx est tm2 ssse3 cx16 xtpr lahf_lm ida
> > bogomips : 4791.74
> > clflush size : 64
> > cache_alignment : 64
> > address sizes : 36 bits physical, 48 bits virtual
> > power management:
> >
> > processor : 1
> > vendor_id : GenuineIntel
> > cpu family : 6
> > model : 15
> > model name : Intel(R) Core(TM)2 Duo CPU T7700 @ 2.40GHz
> > stepping : 11
> > cpu MHz : 800.000
> > cache size : 4096 KB
> > physical id : 0
> > siblings : 2
> > core id : 1
> > cpu cores : 2
> > fpu : yes
> > fpu_exception : yes
> > cpuid level : 10
> > wp : yes
> > flags : fpu vme de pse tsc msr pae mce cx8 apic sep mtrr pge mca cmov pat pse36 clflush dts acpi mmx fxsr sse sse2 ss ht tm pbe syscall nx lm constant_tsc arch_perfmon pebs bts rep_good pni monitor ds_cpl vmx est tm2 ssse3 cx16 xtpr lahf_lm ida
> > bogomips : 4787.76
> > clflush size : 64
> > cache_alignment : 64
> > address sizes : 36 bits physical, 48 bits virtual
> > power management:
> > -----------------------------------------------------------------------------
> > processor : 0
> > vendor_id : GenuineIntel
> > cpu family : 6
> > model : 15
> > model name : Intel(R) Core(TM)2 CPU 6400 @ 2.13GHz
> > stepping : 2
> > cpu MHz : 2135.041
> > cache size : 2048 KB
> > physical id : 0
> > siblings : 2
> > core id : 0
> > cpu cores : 2
> > fpu : yes
> > fpu_exception : yes
> > cpuid level : 10
> > wp : yes
> > flags : fpu vme de pse tsc msr pae mce cx8 apic sep mtrr pge mca cmov pat pse36 clflush dts acpi mmx fxsr sse sse2 ss ht tm pbe syscall nx lm constant_tsc arch_perfmon pebs bts rep_good pni monitor ds_cpl vmx est tm2 ssse3 cx16 xtpr lahf_lm
> > bogomips : 4272.61
> > clflush size : 64
> > cache_alignment : 64
> > address sizes : 36 bits physical, 48 bits virtual
> > power management:
> >
> > processor : 1
> > vendor_id : GenuineIntel
> > cpu family : 6
> > model : 15
> > model name : Intel(R) Core(TM)2 CPU 6400 @ 2.13GHz
> > stepping : 2
> > cpu MHz : 2135.041
> > cache size : 2048 KB
> > physical id : 0
> > siblings : 2
> > core id : 1
> > cpu cores : 2
> > fpu : yes
> > fpu_exception : yes
> > cpuid level : 10
> > wp : yes
> > flags : fpu vme de pse tsc msr pae mce cx8 apic sep mtrr pge mca cmov pat pse36 clflush dts acpi mmx fxsr sse sse2 ss ht tm pbe syscall nx lm constant_tsc arch_perfmon pebs bts rep_good pni monitor ds_cpl vmx est tm2 ssse3 cx16 xtpr lahf_lm
> > bogomips : 4270.14
> > clflush size : 64
> > cache_alignment : 64
> > address sizes : 36 bits physical, 48 bits virtual
> > power management:
> >


\
 
 \ /
  Last update: 2008-06-24 23:11    [W:0.094 / U:0.276 seconds]
©2003-2020 Jasper Spaans|hosted at Digital Ocean and TransIP|Read the blog|Advertise on this site