Messages in this thread | | | From | "Metzger, Markus T" <> | Date | Fri, 21 Nov 2008 16:10:59 +0000 | Subject | RE: debugctl msr |
| |
>-----Original Message----- >From: stephane eranian [mailto:eranian@googlemail.com] >Sent: Freitag, 21. November 2008 16:27 >To: Metzger, Markus T >Cc: Markus Metzger; Ingo Molnar; Andi Kleen; Andrew Morton; >linux-kernel@vger.kernel.org >Subject: Re: debugctl msr
>The absolute maximum MUST be at buffer+size+1 but the >threshold can be anywhere >between the start of the buffer and buffer+size. You had it set past >the end of the buffer (at +1), >therefore PEBS was not generating any interrupts.
The default is cyclic mode, which requires the interrupt threshold to be outside of the buffer.
A request for interrupt mode should have got you -EOPNOTSUPP.
Absolute max should be one byte beyond the buffer, which is base + size.
regards, markus. --------------------------------------------------------------------- Intel GmbH Dornacher Strasse 1 85622 Feldkirchen/Muenchen Germany Sitz der Gesellschaft: Feldkirchen bei Muenchen Geschaeftsfuehrer: Douglas Lusk, Peter Gleissner, Hannes Schwaderer Registergericht: Muenchen HRB 47456 Ust.-IdNr. VAT Registration No.: DE129385895 Citibank Frankfurt (BLZ 502 109 00) 600119052
This e-mail and any attachments may contain confidential material for the sole use of the intended recipient(s). Any review or distribution by others is strictly prohibited. If you are not the intended recipient, please contact the sender and delete all copies.
| |