lkml.org 
[lkml]   [2008]   [Nov]   [17]   [last100]   RSS Feed
Views: [wrap][no wrap]   [headers]  [forward] 
 
Messages in this thread
/
Date
From
SubjectRe: [PATCH] x86: Support always running TSC on Intel CPUs
Pallipadi, Venkatesh wrote:
>
> All C-states higher than C1.
>

Including C2? If so, the TSC is unusable since C2 can be invoked
asynchronously by the chipset.

-hpa



\
 
 \ /
  Last update: 2008-11-18 01:21    [W:0.063 / U:0.272 seconds]
©2003-2020 Jasper Spaans|hosted at Digital Ocean and TransIP|Read the blog|Advertise on this site