Messages in this thread | | | Date | Tue, 6 Apr 2004 20:41:41 +0200 | From | Andrea Arcangeli <> | Subject | Re: -mmX 4G patches feedback [numbers: how much performance impact] |
| |
On Tue, Apr 06, 2004 at 07:59:10PM +0200, Manfred Spraul wrote: > Does AMD document how the CAM filter actually works? x86-64 writes into > the 4th level page table during a context switch and if I understand the > patent description correctly, this defeates the flush filter and forces > a full flush during a context switch.
this is something we discussed a few times during the early x86-64 development. The main question you should answer is what gains you to do a partial flush if the only non global entries have to be flushed anyways? - To unsubscribe from this list: send the line "unsubscribe linux-kernel" in the body of a message to majordomo@vger.kernel.org More majordomo info at http://vger.kernel.org/majordomo-info.html Please read the FAQ at http://www.tux.org/lkml/
| |