Messages in this thread | ![/](/images/icornerl.gif) | | From | (bill davidsen) | Subject | Re: [PATCH] Athlon Prefetch workaround for 2.6.0test6 | Date | 29 Sep 2003 21:02:39 GMT |
| |
In article <20030929125629.GA1746@averell>, Andi Kleen <ak@muc.de> wrote:
| It removes the previous dumb in kernel workaround for this and shrinks the | kernel by >10k. | | Small behaviour change is that a SIGBUS fault for a *_user access will | cause an EFAULT now, no SIGBUS. | | This version addresses all criticism that I got for previous versions. | | - Only checks on AMD K7+ CPUs. | - Computes linear address for VM86 mode or code segments | with non zero base. | - Some cleanup | - No pointer comparisons | - More comments
I have to try this on a P4 and K7, but WRT "Only checks on AMD K7+ CPUs" I hope you meant "only generates code if AMD CPU is target" and not that the code size penalty is still there for CPUs which don't need it.
Will check Wednesday, life is very busy right now. -- bill davidsen <davidsen@tmr.com> CTO, TMR Associates, Inc Doing interesting things with little computers since 1979. - To unsubscribe from this list: send the line "unsubscribe linux-kernel" in the body of a message to majordomo@vger.kernel.org More majordomo info at http://vger.kernel.org/majordomo-info.html Please read the FAQ at http://www.tux.org/lkml/
| ![\](/images/icornerr.gif) |