lkml.org 
[lkml]   [2003]   [Apr]   [1]   [last100]   RSS Feed
Views: [wrap][no wrap]   [headers]  [forward] 
 
Messages in this thread
/
Date
From
SubjectRe: New: SSE2 enabled by default on Celeron (P4 based)
Dave Jones writes:
> On Tue, Apr 01, 2003 at 04:53:57PM +0200, Mikael Pettersson wrote:
>
> > > Steps to reproduce: Compile kernel choosing *any* Celeron option
> > >
> > > /proc/cpuinfo:-
> > > processor : 0
> > > vendor_id : GenuineIntel
> > > cpu family : 6
> > > model : 11
> >
> > This is NOT a P4-based Celeron. It's a P6 Tualatin Celeron, and as such,
> > it does not support SSE2.
> >
> > This CPU needs a kernel configured for a Pentium III or less.
>
> The *any* part of the bug report doesn't make much sense.
> That indicates that we're doing the wrong thing on the Pentium
> III/Celeron option too.

I checked with 2.5.66. I couldn't find any bug. Plain "Celeron" can't
be chosen -- you have to specify processor generation, and SSE2 is
only set if PENTIUM4 is set. Downgrading from a P4 config to PIII
correctly removes SSE2.

/Mikael
-
To unsubscribe from this list: send the line "unsubscribe linux-kernel" in
the body of a message to majordomo@vger.kernel.org
More majordomo info at http://vger.kernel.org/majordomo-info.html
Please read the FAQ at http://www.tux.org/lkml/

\
 
 \ /
  Last update: 2005-03-22 13:34    [W:0.043 / U:0.048 seconds]
©2003-2020 Jasper Spaans|hosted at Digital Ocean and TransIP|Read the blog|Advertise on this site