Messages in this thread | | | From | "Paul Fulghum" <> | Subject | Re: Serial port latency | Date | Thu, 22 Mar 2001 14:55:38 -0600 |
| |
> The serial port chip is 16550A, which has a built in fifo. Can this be > the source of my problems ? > > Geir
I thought about that. If the number of receive bytes in the RX FIFO is less that the trigger level then a timeout has to occur before getting the next receive data interrupt.
The 16550AF data book says that this timeout is 4 characters from when the last byte is received. This is a maximum of 160ms at 300bps (when using 12bit characters: 1 start + 8 data + parity + 2 stop).
So this would be smaller at 9600 and could not account for the 500ms delay.
Paul Fulghum paulkf@microgate.com Microgate Corporation www.microgate.com
- To unsubscribe from this list: send the line "unsubscribe linux-kernel" in the body of a message to majordomo@vger.kernel.org More majordomo info at http://vger.kernel.org/majordomo-info.html Please read the FAQ at http://www.tux.org/lkml/
| |