lkml.org 
[lkml]   [1999]   [Mar]   [8]   [last100]   RSS Feed
Views: [wrap][no wrap]   [headers]  [forward] 
 
Messages in this thread
/
Date
From
SubjectRe: Grr..
Quoted mail:
> AFAIK, that extra 4 bit of address space on the PPro and Xeon is not
> linearly addressable, but is divided into banks of memory, and you
> switch between them.
>
> you can use that memory sure, but not without the ugly code to use
> the bank-switching kludge/feature of PPro's and Xeon's.
>
> if you find anyone crazy enough to waste money on 2GB+ of RAM for an
> intel, tell me - i want to send them my CV.. 8^).
>
---End quote
No, the extra 4 bits of physical address are achieved by making pte twice
as large (so architecturally it could support 64 bit physical addresses).
In order to retain the 4GB virtual, Intel added a third level in the page
directory scheme. No bank switching required (just more pde's).

TTFN - Guy


-
To unsubscribe from this list: send the line "unsubscribe linux-kernel" in
the body of a message to majordomo@vger.rutgers.edu
Please read the FAQ at http://www.tux.org/lkml/

\
 
 \ /
  Last update: 2005-03-22 13:50    [W:0.094 / U:3.264 seconds]
©2003-2020 Jasper Spaans|hosted at Digital Ocean and TransIP|Read the blog|Advertise on this site