lkml.org 
[lkml]   [1999]   [Jan]   [24]   [last100]   RSS Feed
Views: [wrap][no wrap]   [headers]  [forward] 
 
Messages in this thread
/
Date
From
SubjectRe: Structure vs purism ?
On Fri, Jan 22, 1999 at 04:02:20PM -0500, Richard B. Johnson wrote:

> If you get RAM that runs at twice cache-speed you won't need a cache
> (there will probably always be an instruction cache so branch prediction
> works).

MP systems are getting more and more popular. For them the requirement for
caches will continue to exist. Even Cray started to using instruction
caches for the SV vectors; good 'ole Seymour would probably commit suicide
if he'd know that ;-) Large efforts in CPU and bus systems over the last
years has gone into technique which allows to tolerate latencies. The
R10000 is one example; probably the most interesting ideas are being used in
Tera's proprietary architecture of a multithreaded CPU. The actual hope is
that these techniques combined with faster RAM technologies of the future
will provide a short enough latency to allow CPUs to keep busy most of the
time.

Ralf

-
To unsubscribe from this list: send the line "unsubscribe linux-kernel" in
the body of a message to majordomo@vger.rutgers.edu
Please read the FAQ at http://www.tux.org/lkml/

\
 
 \ /
  Last update: 2005-03-22 13:49    [W:0.036 / U:0.300 seconds]
©2003-2020 Jasper Spaans|hosted at Digital Ocean and TransIP|Read the blog|Advertise on this site