lkml.org 
[lkml]   [2024]   [Apr]   [29]   [last100]   RSS Feed
Views: [wrap][no wrap]   [headers]  [forward] 
 
Messages in this thread
    Patch in this message
    /
    From
    Subject[PATCH v4 2/2] drivers: crypto: caam: i.MX8ULP donot have CAAM page0 access
    Date
    iMX8ULP have a secure-enclave hardware IP called EdgeLock Enclave(ELE),
    that control access to caam controller's register page, i.e., page0.

    At all, if the ELE release access to CAAM controller's register page,
    it will release to secure-world only.

    Clocks are turned on automatically for iMX8ULP. There exists the caam
    clock gating bit, but it is not advised to gate the clock at linux, as
    optee-os or any other entity might be using it.

    Signed-off-by: Pankaj Gupta <pankaj.gupta@nxp.com>
    Reviewed-by: Gaurav Jain <gaurav.jain@nxp.com>
    Reviewed-by: Horia Geanta <horia.geanta@nxp.com>
    ---
    drivers/crypto/caam/ctrl.c | 3 +++
    1 file changed, 3 insertions(+)

    diff --git a/drivers/crypto/caam/ctrl.c b/drivers/crypto/caam/ctrl.c
    index 02363c467cf3..bd418dea586d 100644
    --- a/drivers/crypto/caam/ctrl.c
    +++ b/drivers/crypto/caam/ctrl.c
    @@ -563,11 +563,14 @@ static const struct caam_imx_data caam_vf610_data = {
    .num_clks = ARRAY_SIZE(caam_vf610_clks),
    };

    +static const struct caam_imx_data caam_imx8ulp_data;
    +
    static const struct soc_device_attribute caam_imx_soc_table[] = {
    { .soc_id = "i.MX6UL", .data = &caam_imx6ul_data },
    { .soc_id = "i.MX6*", .data = &caam_imx6_data },
    { .soc_id = "i.MX7*", .data = &caam_imx7_data },
    { .soc_id = "i.MX8M*", .data = &caam_imx7_data },
    + { .soc_id = "i.MX8ULP", .data = &caam_imx8ulp_data },
    { .soc_id = "VF*", .data = &caam_vf610_data },
    { .family = "Freescale i.MX" },
    { /* sentinel */ }
    --
    2.34.1

    \
     
     \ /
      Last update: 2024-04-29 08:32    [W:3.685 / U:0.580 seconds]
    ©2003-2020 Jasper Spaans|hosted at Digital Ocean and TransIP|Read the blog|Advertise on this site